Digital Design Engineer (f/m/d)

Job description

Commsolid is searching for experienced Digital SoC Development Engineers. You bring innovation and strong execution in embedded system design. We have an excellent team of hardware experts which we strengthen further with you!

We are looking for engineers with the following profile:

You have a masters/diploma in information system technology, EE or CS, or alike.
At least 5 years of work experience in the field of ASIC design and verification.
Development of hardware designs for embedded systems and SoC projects from concept to production.
Architecture, design and verification of SoC designs and their components.
Experience with integration and verification of embedded MCUs such as ARM or RISC-V.
Experience with DSP design and verification.
Deep understanding in C/C++/Python, experience with C modeling for design verification (DPI, etc.).
Experienced in advanced verification methodologies (UVM/OVM etc.).
Experienced in Low Power design methodologies.
Understanding Design for Test methodology.
Excellent knowledge in ASIC and FPGA architecture and design methodologies.
Expertise in firmware drivers in C or C++.

You will be involved in the design and development of next generation architectures and embedded systems used in communications, sensor devices and computing. Here, you will be responsible for the design and test of complex SoC. This requires close collaboration with our system and algorithm architects. You will take care of HW concepts, implementation and verification. To fulfill this responsibility, you have to be a passionate, self-motivated, pro-active, hands-on developer and of course, you have to be a real team player. We offer you the opportunity to become part of a team of brilliant engineers and to work on highly optimized wireless solutions tackling the communication challenges of tomorrow.


Job basics

Commsolid GmbH
Full-time
Dresden

Submit CV (Coming soon)
Become Talent+

If you register and become a Talent+ you can use your profile data to generate a CV